



# STM32F101xF/G and STM32F103xF/G Errata sheet

## STM32F101xF/G and STM32F103xF/G XL-density device limitations

### Silicon identification

This errata sheet applies to the revision A of the STMicroelectronics STM32F101xF/G access line and STM32F103xF/G performance line XL-density products. These families feature an ARM™ 32-bit Cortex®-M3 core, for which an errata notice is also available (see [Section 1](#) for details).

The full list of part numbers is shown in [Table 2](#). The products are identifiable as shown in [Table 1](#):

- by the Revision code marked below the order code on the device package
- by the last three digits of the Internal order code printed on the box label

**Table 1. Device Identification<sup>(1)</sup>**

Order code	Revision code <sup>(2)</sup> marked on device
STM32F103xF, STM32F103xG	“A”
STM32F101xF, STM32F101xG	“A”

1. The REV\_ID bits in the DBGMCU\_IDCODE register show the revision code of the device (see the STM32F10xxx reference manual for details on how to find the revision code).

2. Refer to [Appendix A: Revision code on device marking](#) for details on how to identify the Revision code on the different packages.

**Table 2. Device summary**

Reference	Part number
STM32F101xFG	STM32F101RF STM32F101VF STM32F101ZF
	STM32F101RG STM32F101VG STM32F101ZG
STM32F103xFG	STM32F103RF STM32F103VF STM32F103ZF
	STM32F103RG STM32F103VG STM32F103ZG

# Contents

- 1      **ARM™ 32-bit Cortex®-M3 limitations** ..... 6**
- 1.1   Cortex-M3 limitations description for STM32F10xxx XL-density devices . . . 6
- 1.1.1   Cortex-M3 LDRD with base in list may result in incorrect base register  
                  when interrupted or faulted ..... 7
- 1.1.2   Cortex-M3 event register is not set by interrupts and debug ..... 7
- 1.1.3   Cortex-M3 BKPT in debug monitor mode can cause DFSR mismatch . . 7
- 1.1.4   Cortex-M3 may freeze for SLEEPONEXIT single instruction ISR ..... 8
- 1.1.5   Cortex-M3 unaligned MPU fault during a write may cause the wrong data  
                  to be written to a successful first access 8
- 
- 2      **STM32F10xxx silicon limitations** ..... 9**
- 2.1   Voltage glitch on ADC input 0 ..... 11
- 2.2   Flash memory read after WFI/WFE instruction ..... 11
- 2.3   DBGMCU\_CR register cannot be read by user software ..... 11
- 2.4   Debugging Stop mode and system tick timer ..... 12
- 2.5   Debugging Stop mode with WFE entry ..... 12
- 2.6   Alternate function ..... 12
- 2.6.1   SPI1 in slave mode and USART2 in synchronous mode ..... 12
- 2.6.2   SPI1 in master mode and USART2 in synchronous mode ..... 13
- 2.6.3   SPI2 in slave mode and USART3 in synchronous mode ..... 13
- 2.6.4   SPI2 in master mode and USART3 in synchronous mode ..... 13
- 2.6.5   SDIO with TIM8 ..... 14
- 2.6.6   SDIO and TIM3\_REMAP ..... 14
- 2.6.7   SDIO with USART3 remapped and UART4 ..... 14
- 2.6.8   I2S2 in master/slave mode and USART3 in synchronous mode ..... 14
- 2.6.9   USARTx\_TX pin usage ..... 15
- 2.7   SPI3 in I<sup>2</sup>S slave mode: timing sensitivity between I2S3\_WS  
          and I2S3\_CK ..... 15
- 2.8   Flash memory BSY bit delay versus STRT bit setting ..... 15
- 2.9   I<sup>2</sup>C peripheral ..... 16
- 2.9.1   Some software events must be managed before the current byte is  
                  being transferred ..... 16
- 2.9.2   Wrong data read into data register ..... 17
- 2.9.3   SMBus standard not fully supported ..... 18

2.9.4 Start cannot be generated after a misplaced Stop . . . . . 18

2.9.5 Mismatch on the “Setup time for a repeated Start condition” timing parameter . . . . . 19

2.9.6 Data valid time ( $t_{VD;DAT}$ ) violated without the OVR flag being set . . . . . 19

2.10 SPI peripheral . . . . . 20

2.10.1 CRC still sensitive to communication clock when SPI is in slave mode even with NSS high . . . . . 20

2.11 I2S peripheral . . . . . 20

2.11.1 Wrong WS signal generation in 16-bit extended to 32-bit PCM long synchronisation mode 20

2.11.2 In I2S slave mode, WS level must to be set by the external master when enabling the I2S 20

2.11.3 I2S slave mode desynchronisation with the master during communication 21

2.12 USART peripheral . . . . . 21

2.12.1 Parity Error flag (PE) is set again after having been cleared by software . 21

2.12.2 Idle frame is not detected if receiver clock speed is deviated . . . . . 21

2.12.3 In full duplex mode, the Parity Error (PE) flag can be cleared by writing the data register 22

2.12.4 Parity Error (PE) flag is not set when receiving in Mute mode using address mark detection 22

2.12.5 Break frame is transmitted regardless of nCTS input line status . . . . . 22

2.12.6 nRTS signal abnormally driven low after a protocol violation . . . . . 23

2.13 Timers . . . . . 23

2.13.1 Missing capture flag . . . . . 23

2.13.2 Overcapture detected too early . . . . . 23

2.13.3 General-purpose timer: regulation for 100% PWM . . . . . 24

2.14 LSI clock stabilization time . . . . . 24

2.15 FSMC limitations . . . . . 24

2.15.1 Dummy read cycles inserted when reading synchronous memories . . . 24

2.15.2 1 dummy clock cycle inserted when writing to synchronous memories when CLKDIV=1 24

**Appendix A Revision code on device marking . . . . . 26**

**Revision history . . . . . 32**

---

## List of tables

Table 1.	Device Identification . . . . .	1
Table 2.	Device summary . . . . .	1
Table 3.	Cortex-M3 core limitations and impact on microcontroller behavior . . . . .	6
Table 4.	Summary of silicon limitations . . . . .	9
Table 5.	Document revision history . . . . .	32

## List of figures

Figure 1.	LFBGA144 top package view . . . . .	26
Figure 2.	LFBGA100 top package view . . . . .	27
Figure 3.	WLCSP64 top package view . . . . .	28
Figure 4.	LQFP144 top package view . . . . .	29
Figure 5.	LQFP100 top package view . . . . .	30
Figure 6.	LQFP64 top package view . . . . .	31

# 1 ARM™ 32-bit Cortex®-M3 limitations

An errata notice of the STM32F10xxx core is available from the following web address:

<http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.eat0420a/>.

The direct link to the errata notice pdf is:

<http://infocenter.arm.com/help/topic/com.arm.doc.eat0420a/Cortex-M3-Errata-r1p1-v0.2.pdf>.

All the described limitations are minor and related to the revision r1p1-01rel0 of the Cortex-M3 core. [Table 3](#) summarizes these limitations and their implications on the behavior of XL-density STM32F10xxx devices.

**Table 3. Cortex-M3 core limitations and impact on microcontroller behavior**

ARM ID	ARM category	ARM summary of errata	Impact on XL-density STM32F10xxx devices
602117	Cat 2	LDRD with base in list may result in incorrect base register when interrupted or faulted	Minor
563915	Cat 2	Event register is not set by interrupts and debug	Minor
531064	impl	SWJ-DP missing POR reset sync	No
511864	Cat 3	Cortex-M3 may fetch instructions using incorrect privilege on return from an exception	No
532314	Cat 3	DWT CPI counter increments during sleep	No
538714	Cat 3	Cortex-M3 TPIU clock domain crossing	No
548721	Cat 3	Internal write buffer could be active whilst asleep	No
463763	Cat 3	BKPT in debug monitor mode can cause DFSR mismatch	Minor
463764	Cat 3	Core may freeze for SLEEPONEXIT single instruction ISR	Minor
463769	Cat 3	Unaligned MPU fault during a write may cause the wrong data to be written to a successful first access	Minor

## 1.1 Cortex-M3 limitations description for STM32F10xxx XL-density devices

Only the limitations described below have an impact, even though minor, on the implementation of STM32F10xxx XL-density devices.

All the other limitations described in the ARM errata notice (and summarized in [Table 3](#) above) have no impact and are not related to the implementation of STM32F10xxx XL-density devices (Cortex-M3 r1p1-01rel0).

### 1.1.1 Cortex-M3 LDRD with base in list may result in incorrect base register when interrupted or faulted

#### Description

The Cortex-M3 Core has a limitation when executing an LDRD instruction from the system-bus area, with the base register in a list of the form LDRD Ra, Rb, [Ra, #imm]. The execution may not complete after loading the first destination register due to an interrupt before the second loading completes or due to the second loading getting a bus fault.

#### Workarounds

1. This limitation does not impact the STM32F10xxx code execution when executing from the embedded Flash memory, which is the standard use of the microcontroller.
2. Use the latest compiler releases. As of today, they no longer generate this particular sequence. Moreover, a scanning tool is provided to detect this sequence on previous releases (refer to your preferred compiler provider).

### 1.1.2 Cortex-M3 event register is not set by interrupts and debug

#### Description

When interrupts related to a WFE occur before the WFE is executed, the event register used for WFE wakeup events is not set and the event is missed. Therefore, when the WFE is executed, the core does not wake up from WFE if no other event or interrupt occur.

#### Workaround

Use STM32F10xxx external events instead of interrupts to wake up the core from WFE by configuring an external or internal EXTI line in event mode.

### 1.1.3 Cortex-M3 BKPT in debug monitor mode can cause DFSR mismatch

#### Description

A BKPT may be executed in debug monitor mode. This causes the debug monitor handler to be run. However, the bit 1 in the Debug fault status register (DFSR) at address 0xE00ED30 is not set to indicate that it was originated by a BKPT instruction. This only occurs if an interrupt other than the debug monitor is already being processed just before the BKPT is executed.

#### Workaround

If the DFSR register does not have any bit set when the debug monitor is entered, this means that we must be in this “corner case” and so, that a BKPT instruction was executed in debug monitor mode.

### 1.1.4 Cortex-M3 may freeze for SLEEPONEXIT single instruction ISR

#### Description

If the Cortex-M3 SLEEPONEXIT functionality is used and the concerned interrupt service routine (ISR) contains only a single instruction, the core becomes frozen. This freezing may occur if only one interrupt is active and it is preempted by an interrupt whose handler only contains a single instruction.

However, any new interrupt that causes a preemption would cause the core to become unfrozen and behave correctly again.

#### Workaround

This scenario does not happen in real application systems since all enabled ISRs should at least contain one instruction. Therefore, if an empty ISR is used, then insert an NOP or any other instruction before the exit instruction (BX or BLX).

### 1.1.5 Cortex-M3 unaligned MPU fault during a write may cause the wrong data to be written to a successful first access

#### Description

When an unaligned store is executed by Cortex-M3 the transaction is split up into either two or three aligned transactions forming constituent parts of the larger transaction. The MPU checks that these transactions are permitted and blocks them if necessary. If an unaligned transaction occurs where it overlaps two MPU regions then each region relating to the part of the transaction that hits that region will be checked.

If an unaligned store occurs that crosses an MPU region boundary and has an MPU permission fault for the second region check but not for the first region then it is possible for the second component's data to be written for the first successful transaction in place of the first transaction's data. This can occur for writes to either the D-Code or system bus.

However in this case, a MemManage fault occurs immediately, pointing to the instruction that caused the fault.

#### Workaround

Ensure that accesses do not cross the MPU region border or program the MPU correctly, in order to cover the respective data region as needed.



## 2 STM32F10xxx silicon limitations

[Table 4](#) gives quick references to all documented limitations.

**Table 4. Summary of silicon limitations**

Links to silicon limitations	
	<a href="#">Section 2.1: Voltage glitch on ADC input 0</a>
	<a href="#">Section 2.2: Flash memory read after WFI/WFE instruction</a>
	<a href="#">Section 2.3: DBGMCU_CR register cannot be read by user software</a>
	<a href="#">Section 2.4: Debugging Stop mode and system tick timer</a>
	<a href="#">Section 2.5: Debugging Stop mode with WFE entry</a>
<a href="#">Section 2.6: Alternate function</a>	<a href="#">Section 2.6.1: SPI1 in slave mode and USART2 in synchronous mode</a>
	<a href="#">Section 2.6.2: SPI1 in master mode and USART2 in synchronous mode</a>
	<a href="#">Section 2.6.3: SPI2 in slave mode and USART3 in synchronous mode</a>
	<a href="#">Section 2.6.4: SPI2 in master mode and USART3 in synchronous mode</a>
	<a href="#">Section 2.6.5: SDIO with TIM8</a>
	<a href="#">Section 2.6.6: SDIO and TIM3_REMAP</a>
	<a href="#">Section 2.6.7: SDIO with USART3 remapped and UART4</a>
	<a href="#">Section 2.6.8: I2S2 in master/slave mode and USART3 in synchronous mode</a>
	<a href="#">Section 2.6.9: USARTx_TX pin usage</a>
	<a href="#">Section 2.8: Flash memory BSY bit delay versus STRT bit setting</a>
<a href="#">Section 2.9: I2C peripheral</a>	<a href="#">Section 2.9.1: Some software events must be managed before the current byte is being transferred</a>
	<a href="#">Section 2.9.2: Wrong data read into data register</a>
	<a href="#">Section 2.9.3: SMBus standard not fully supported</a>
	<a href="#">Section 2.9.4: Start cannot be generated after a misplaced Stop</a>
	<a href="#">Section 2.9.5: Mismatch on the "Setup time for a repeated Start condition" timing parameter</a>
	<a href="#">Section 2.9.6: Data valid time (tVD;DAT) violated without the OVR flag being set</a>
<a href="#">Section 2.10: SPI peripheral</a>	<a href="#">Section 2.10.1: CRC still sensitive to communication clock when SPI is in slave mode even with NSS high</a>
<a href="#">Section 2.11: I2S peripheral</a>	<a href="#">Section 2.11.1: Wrong WS signal generation in 16-bit extended to 32-bit PCM long synchronisation mode</a>
	<a href="#">Section 2.11.2: In I2S slave mode, WS level must to be set by the external master when enabling the I2S</a>
	<a href="#">Section 2.11.3: I2S slave mode desynchronisation with the master during communication</a>

**Table 4. Summary of silicon limitations (continued)**

<b>Links to silicon limitations</b>	
<i>Section 2.12: USART peripheral</i>	<i>Section 2.12.1: Parity Error flag (PE) is set again after having been cleared by software</i>
	<i>Section 2.12.2: Idle frame is not detected if receiver clock speed is deviated</i>
	<i>Section 2.12.3: In full duplex mode, the Parity Error (PE) flag can be cleared by writing the data register</i>
	<i>Section 2.12.4: Parity Error (PE) flag is not set when receiving in Mute mode using address mark detection</i>
	<i>Section 2.12.5: Break frame is transmitted regardless of nCTS input line status</i>
	<i>Section 2.12.6: nRTS signal abnormally driven low after a protocol violation</i>
<i>Section 2.13: Timers</i>	<i>Section 2.13.1: Missing capture flag</i>
	<i>Section 2.13.2: Overcapture detected too early</i>
	<i>Section 2.13.3: General-purpose timer: regulation for 100% PWM</i>
<i>Section 2.14: LSI clock stabilization time</i>	
<i>Section 2.15: FSMC limitations</i>	<i>Section 2.15.1: Dummy read cycles inserted when reading synchronous memories</i>
	<i>Section 2.15.2: 1 dummy clock cycle inserted when writing to synchronous memories when CLKDIV=1</i>

## 2.1 Voltage glitch on ADC input 0

### Description

A low-amplitude voltage glitch may be generated (on ADC input 0) on the PA0 pin, when the ADC is converting with injection trigger. It is generated by internal coupling and synchronized to the beginning and the end of the injection sequence, whatever the channel(s) to be converted.

The glitch amplitude is less than 150 mV with a typical duration of 10 ns (measured with the I/O configured as high-impedance input and left unconnected). If PA0 is used as a digital output, this has no influence on the signal. If PA0 is used as a digital input, it will not be detected as a spurious transition, providing that PA0 is driven with an impedance lower than 5 k $\Omega$ . This glitch does not have any influence on the remaining port A pin or on the ADC conversion injection results, in single ADC configuration.

When using the ADC in dual mode with injection trigger, and in order to avoid any side effect, it is advised to distribute the analog channels so that Channel 0 is configured as an injected channel.

### Workaround

None.

## 2.2 Flash memory read after WFI/WFE instruction

### Conditions

- Flash prefetch on
- Flash memory timing set to 2 wait states
- FLITF clock stopped in Sleep mode

### Description

If a WFI/WFE instruction is executed during a Flash memory access and the Sleep duration is very short (less than 2 clock cycles), the instruction fetch from the Flash memory may be corrupted on the next wakeup event.

### Workaround

When using the Flash memory with two wait states and prefetch on, the FLITF clock must *not* be stopped during the Sleep mode – the FLITFEN bit in the RCC\_AHBENR register must be set (keep the reset value).

## 2.3 DBGMCU\_CR register cannot be read by user software

### Description

The DBGMCU\_CR debug register is accessible only in debug mode (not accessible by the user software). When this register is read in user mode, the returned value is 0x00.

**Workaround**

None.

## 2.4 Debugging Stop mode and system tick timer

**Description**

If the system tick timer interrupt is enabled during the Stop mode debug (DBG\_STOP bit set in the DBGMCU\_CR register ), it will wakeup the system from Stop mode.

**Workaround**

To debug the Stop mode, disable the system tick timer interrupt.

## 2.5 Debugging Stop mode with WFE entry

**Description**

When the Stop debug mode is enabled (DBG\_STOP bit set in the DBGMCU\_CR register ) this allows software debugging during Stop mode.

However, if the application software uses the WFE instruction to enter Stop mode, after wakeup some instructions could be missed if the WFE is followed by sequential instructions. This affects only Stop debug mode with WFE entry.

**Workaround**

To debug Stop mode with WFE entry, the WFE instruction must be inside a dedicated function with 1 instruction (NOP) between the execution of the WFE and the Bx LR.

Example: `__asm void _WFE(void) {`

`WFE`

`NOP`

`BX lr }`

## 2.6 Alternate function

In some specific cases, a potential weakness may exist between alternate function outputs mapped onto the same pin. On those IOs the EVENTOUT Cortex output feature cannot be used at the same time as another alternate function.

### 2.6.1 SPI1 in slave mode and USART2 in synchronous mode

**Conditions**

- SPI1 and USART2 are clocked
- I/O port pin PA4 is configured as an alternate function output.

**Description**

USART2 cannot be used in synchronous mode (USART2\_CK signal), if SPI1 is used in slave mode.

**Workaround**

None.

**2.6.2 SPI1 in master mode and USART2 in synchronous mode****Conditions**

- SPI1 and USART2 are clocked
- I/O port pin PA4 is configured as an alternate function output.

**Description**

USART2 cannot be used in synchronous mode (USART2\_CK signal) if SPI1 is used in master mode and SP1\_NSS is configured in software mode. In this case USART2\_CK is not output on the pin.

**Workaround**

In order to output USART2\_CK, the SSOE bit in the SPI1\_CR2 register must be set to configure the pin in output mode.

**2.6.3 SPI2 in slave mode and USART3 in synchronous mode****Conditions**

- SPI2 and USART3 are clocked
- I/O port pin PB12 is configured as an alternate function output.

**Description**

USART3 cannot be used in synchronous mode (USART3\_CK signal) if SPI2 is used in slave mode.

**Workaround**

None.

**2.6.4 SPI2 in master mode and USART3 in synchronous mode****Conditions**

- SPI2 and USART3 are clocked
- I/O port pin PB12 is configured as an alternate function output.

**Description**

USART3 cannot be used in synchronous mode (USART3\_CK signal) if SPI2 is used in master mode and SP2\_NSS is configured in software mode. In this case USART3\_CK is not output on the pin.

**Workaround**

In order to output USART3\_CK, the SSOE bit in the SPI2\_CR2 register must be set to configure the pin in output mode,

**2.6.5 SDIO with TIM8****Description**

Conflicts occur when:

- the SDIO is configured in 1- or 4-bit mode and TIM8\_CH4 is configured as an output

The signals that conflict are the following:

- TIM8\_CH4 and SDIO\_D1

**Workaround**

Do not use TIM8\_CH4 as an output when the SDIO is being used.

**2.6.6 SDIO and TIM3\_REMAP****Description**

When SDIO is configured in 1- or 4-bit mode, and TIM3 channels are remapped to PC6 to PC9, and configured as outputs, a conflict occurs between:

- TIM3\_CH4 and SDIO\_D1

**Workaround**

Do not use TIM3\_CH4 as an output when the SDIO is being used.

**2.6.7 SDIO with USART3 remapped and UART4****Description**

When SDIO is configured in 1-bit mode, there are conflicts with the USART3\_TX pin remapped and with the UART4\_TX pin. Conflicts are between the following signals:

- USART3\_TX and SDIO\_D2
- UART4\_TX and SDIO\_D2

**Workaround**

Use USART3\_TX either in the default configuration (on the PB10 I/O) or remap USART3\_TX to PD8 when the SDIO is being used.

Do not use UART4\_TX when the SDIO is being used.

**2.6.8 I2S2 in master/slave mode and USART3 in synchronous mode****Conditions**

- USART3 in synchronous mode is clocked
- I2S2 is not clocked
- I/O port pin PB12 is configured as an alternate function output

**Description**

If I2S2 was used prior to operating USART3 in synchronous mode, a conflict occurs between the I2S2\_WS and USART3\_CK signal even though the I2S2 clock was disabled.

**Workaround**

To use USART3 in synchronous mode, first disable the I2S2 clock, then perform a software reset of SPI2(I2S2).

**2.6.9 USARTx\_TX pin usage****Description**

In USART receive-mode-only communication (TE = 0 in the USARTx\_CR1 register), even when the USARTx\_TX pin is not being used, the corresponding I/O port pin cannot be used to output another alternate function (in this mode the USARTx\_TX output is set to 1 and thus no other alternate function output can be used).

This limitation applies to all USARTx\_TX pins that share another alternate function output.

**Workaround**

Do not use the corresponding I/O port of the USARTx\_TX pin in alternate function output mode. Only the input mode can be used (TE bit in the USARTx\_CR1 has to be cleared).

**2.7 SPI3 in I<sup>2</sup>S slave mode: timing sensitivity between I2S3\_WS and I2S3\_CK****Description**

When SPI3 is configured in I<sup>2</sup>S slave audio mode in I2S Philips or PCM modes, If the I2S3\_WS signal arrives too early with respect to the active edge of I2S3\_CK, a wrong communication starting too soon may result: then, depending on the clock polarity and the Audio mode selected, it is either shifted by one bit from start to end or, the first left and right data items are lost and the others, shifted.

**Workaround**

None. Use I2S3 in slave mode in the MSB/LSB justified mode only.

**2.8 Flash memory BSY bit delay versus STRT bit setting****Description**

When the STRT bit in the Flash memory control register is set (to launch an erase operation), the BSY bit in the Flash memory status register goes high one cycle later.

Therefore, if the FLASH\_SR register is read immediately after the FLASH\_CR register is written (STRT bit set), the BSY bit is read as 0.

**Workaround**

Read the BSY bit at least one cycle after setting the STRT bit.

## 2.9 I<sup>2</sup>C peripheral

### 2.9.1 Some software events must be managed before the current byte is being transferred

#### Description

When the EV7, EV7\_1, EV6\_1, EV6\_3, EV2, EV8, and EV3 events are not managed before the current byte is being transferred, problems may be encountered such as receiving an extra byte, reading the same data twice or missing data.

#### Workarounds

When it is not possible to manage the EV7, EV7\_1, EV6\_1, EV6\_3, EV2, EV8, and EV3 events before the current byte transfer and before the acknowledge pulse when changing the ACK control bit, it is recommended to:

- **Workaround 1**  
Use the I2C with DMA in general, except when the Master is receiving a single byte.
- **Workaround 2**  
Use I2C interrupts and boost their priorities to the highest one in the application to make them uninterruptible
- **Workaround 3** (only for EV6\_1 and EV6\_3 events used in method 2)  
EV6\_1 event (used in master receiver 2 bytes):  
Stretch SCL line between ADDR bit is cleared and ACK is cleared:
  - a) ADDR=1
  - b) Configure SCL I/O as GPIO open-drain output low
  - c) Clear ADDR by reading SR1 register followed by reading SR3
  - d) Program ACK=0
  - e) Configure SCL I/O as Alternate Function open drainEV6\_3 event (used in master receiver 1 byte):  
Stretch SCL line between ADDR bit is cleared and STOP bit programming:
  - a) ADDR=1
  - b) Program ACK=0
  - c) Configure SCL I/O as GPIO open-drain output low
  - d) Clear ADDR by reading SR1 register followed by reading SR3
  - e) Program STOP=1
  - f) Configure SCL I/O as Alternate Function open drain



## 2.9.2 Wrong data read into data register

In Master Receiver mode, when closing the communication using method 2, the content of the last read data can be corrupted. The following two sequences are concerned by the limitation:

- **Sequence 1:** Transfer sequence for master receiver when  $N = 2$ :
  - a) BTF = 1 (Data N-1 in DR and Data N in shift register)
  - b) Program STOP = 1,
  - c) Read DR twice (Read Data N-1 and Data N) just after programming the STOP.
- **Sequence 2:** Transfer sequence for master receiver when  $N > 2$ :
  - a) BTF = 1 (Data N-2 in DR and Data N-1 in shift register)
  - b) Program ACK = 0,
  - c) Read DataN-2 in DR.
  - d) Program STOP = 1,
  - e) Read DataN-1.

If the user software is not able to read the data N-1 before the STOP condition is generated on the bus, the content of the shift register (data N) will be corrupted (data N is shifted 1-bit to the left).

### Workarounds

- **Workaround 1**

Stretch the SCL line by configuring SCL I/O as a general purpose I/O, open-drain output low level, before the SET STOP in sequence 1 and before the READ Data N-2 in séquence 2. Then configure back the SCL I/O as alternate function open-drain after the READ Data N-1. The sequences become:

Sequence 1:

  - a) BTF = 1 (Data N-1 in DR and Data N in shift register)
  - b) Configure SCL I/O as GPIO open-drain output low
  - c) Program STOP = 1
  - d) Read Data N-1
  - e) Configure SCL I/O as Alternate Function open drain
  - f) Read Data N

Sequence 2:

- a) BTF = 1 (Data N-2 in DR and Data N-1 in shift register)
- b) Program ACK = 0
- c) Configure SCL I/O as GPIO open-drain output low
- d) Read Data N-2 in DR.
- e) Program STOP = 1,
- f) Read Data N-1.
- g) Configure SCL I/O as Alternate Function open drain

- **Workaround 2**

Mask all active interrupts between the SET STOP and the READ data N-1 for sequence 1; and between the READ data N-2, the SET STOP and the READ data N-1 for Sequence 2.

- **Workaround 3**

Manage I2C RxNE events with DMA or interrupts with the highest priority level, so that the condition BTF = 1 never occurs.

### 2.9.3 SMBus standard not fully supported

#### Description

The I<sup>2</sup>C peripheral is not fully compliant with the SMBus v2.0 standard since It does not support the capability to NACK an invalid byte/command.

#### Workarounds

A higher-level mechanism should be used to verify that a write operation is being performed correctly at the target device, such as:

1. Using the SMBAL pin if supported by the host
2. the alert response address (ARA) protocol
3. the Host notify protocol

### 2.9.4 Start cannot be generated after a misplaced Stop

#### Description

If a master generates a misplaced Stop on the bus (bus error), the peripheral cannot generate a Start anymore.

#### Workaround

In the I<sup>2</sup>C standard, it is allowed to send a Stop only at the end of the full byte (8 bits + acknowledge), so this scenario is not allowed. Other derived protocols like CBUS allow it, but they are not supported by the I<sup>2</sup>C peripheral.

A software workaround consists in asserting the software reset using the SWRST bit in the I2C\_CR1 control register.

## 2.9.5 Mismatch on the “Setup time for a repeated Start condition” timing parameter

### Description

In case of a repeated Start, the “Setup time for a repeated Start condition” (named  $T_{su;sta}$  in the I<sup>2</sup>C specification) can be slightly violated when the I<sup>2</sup>C operates in Master Standard mode at a frequency between 88 kHz and 100 kHz.

The issue can occur only in the following configuration:

- in Master mode
- in Standard mode at a frequency between 88 kHz and 100 kHz (no issue in Fast-mode)
- SCL rise time:
  - If the slave does not stretch the clock and the SCL rise time is more than 300 ns (if the SCL rise time is less than 300 ns the issue cannot occur)
  - If the slave stretches the clock

The setup time can be violated independently of the APB peripheral frequency.

### Workaround

Reduce the frequency down to 88 kHz or use the I<sup>2</sup>C Fast-mode if supported by the slave.

## 2.9.6 Data valid time ( $t_{VD;DAT}$ ) violated without the OVR flag being set

### Description

The data valid time ( $t_{VD;DAT}$ ,  $t_{VD;ACK}$ ) described by the I<sup>2</sup>C standard can be violated (as well as the maximum data hold time of the current data ( $t_{HD;DAT}$ )) under the conditions described below. This violation cannot be detected because the OVR flag is not set (no transmit buffer underrun is detected).

This issue can occur only under the following conditions:

- in Slave transmit mode
- with clock stretching disabled (NOSTRETCH=1)
- if the software is late to write the DR data register, but not late enough to set the OVR flag (the data register is written before)

### Workaround

If the master device allows it, use the clock stretching mechanism by programming the bit NOSTRETCH=0 in the I2C\_CR1 register.

If the master device does not allow it, ensure that the software is fast enough when polling the TXE or ADDR flag to immediately write to the DR data register. For instance, use an interrupt on the TXE or ADDR flag and boost its priority to the higher level.

## 2.10 SPI peripheral

### 2.10.1 CRC still sensitive to communication clock when SPI is in slave mode even with NSS high

#### Description

When the SPI is configured in slave mode with the CRC feature enabled, the CRC is calculated even if the NSS pin deselects the SPI (high level applied on the NSS pin).

#### Workaround

The CRC has to be cleared on both Master and Slave sides between the slave deselection (high level on NSS) and the slave selection (low level on NSS), in order to resynchronize the Master and Slave for their respective CRC calculation.

To procedure to clear the CRC is the following:

1. disable the SPI (SPE = 0)
2. clear the CRCEN bit
3. set the CRCEN bit
4. enable the SPI (SPE = 1)

## 2.11 I2S peripheral

### 2.11.1 Wrong WS signal generation in 16-bit extended to 32-bit PCM long synchronisation mode

#### Description

When I2S is master with PCM long synchronization is selected as 16-bit data frame extended to 32-bit, the WS signal is generated every 16 bits rather than every 32 bits.

#### Workaround

Only the 16-bit mode with no data extension can be used when the I2S is master and when the selected mode has to be PCM long synchronization mode.

### 2.11.2 In I2S slave mode, WS level must to be set by the external master when enabling the I2S

#### Description

In slave mode the WS signal level is used only to start the communication. If the I2S (in slave mode) is enabled while the master is already sending the clock and the WS signal level is low (for I2S protocol) or is high (for the LSB or MSB-justified mode), the slave starts communicating data immediately. In this case the master and slave will be desynchronized throughout the whole communication.

**Workaround**

The I2S peripheral must be enabled when the external master sets the WS line at:

- High level when the I2S protocol is selected.
- Low level when the LSB or MSB-justified mode is selected.

**2.11.3 I2S slave mode desynchronisation with the master during communication****Description**

In I2S slave mode, if glitches on SCK or WS signals are generated at an unexpected time, a desynchronization of the master and the slave occurs. No error is reported to allow audio system to re-synchronize.

**Workaround**

The following workarounds can be applied in order to detect and react after a desynchronization by disabling and enabling I2S peripheral in order to resynchronize with the master.

1. Monitoring the I2S WS signal through an external Interrupt to check the I2S WS signal status.
2. Monitoring the I2S clock signal through an input capture interrupt to check the I2S clock signal status.
3. Monitoring the I2S clock signal through an input capture interrupt and the I2S WS signal via an external interrupt to check the I2S clock and I2S WS signals status.

**2.12 USART peripheral****2.12.1 Parity Error flag (PE) is set again after having been cleared by software****Description**

The parity error flag (PE) is set at the end of the last data bit. It should be cleared by software by making a read access to the status register followed by reading the data in the data register.

Once the PE flag is set by hardware, if it is cleared by software before the middle of the stop bit, it will be set again. Consequently, the software may jump several times to the same interrupt routine for the same parity error.

**Workaround**

Before clearing the Parity Error flag, the software must wait for the RXNE flag to be set.

**2.12.2 Idle frame is not detected if receiver clock speed is deviated****Description**

If the USART receives an idle frame followed by a character, and the clock of the transmitter device is faster than the USART receiver clock, the USART receive signal falls too early

when receiving the character start bit, with the result that the idle frame is not detected (IDLE flag is not set).

**Workaround**

None.

**2.12.3 In full duplex mode, the Parity Error (PE) flag can be cleared by writing the data register****Description**

In full duplex mode, when the Parity Error flag is set by the receiver at the end of a reception, it may be cleared while transmitting by reading the USART\_SR register to check the TXE or TC flags and writing data in the data register.

Consequently, the software receiver can read the PE flag as '0' even if a parity error occurred.

**Workaround**

The Parity Error flag should be checked after the end of reception and before transmission.

**2.12.4 Parity Error (PE) flag is not set when receiving in Mute mode using address mark detection****Description**

The USART receiver is in Mute mode and is configured to exit the Mute mode using the address mark detection. When the USART receiver recognizes a valid address with a parity error, it exits the Mute mode without setting the Parity Error flag.

**Workaround**

None.

**2.12.5 Break frame is transmitted regardless of nCTS input line status****Description**

When CTS hardware flow control is enabled (CTSE = 1) and the Send Break bit (SBK) is set, the transmitter sends a break frame at the end of current transmission regardless of nCTS input line status.

Consequently, if an external receiver device is not ready to accept a frame, the transmitted break frame is lost.

**Workaround**

None.

## 2.12.6 nRTS signal abnormally driven low after a protocol violation

### Description

When RTS hardware flow control is enabled, the nRTS signal goes high when a data is received. If this data was not read and a new data is sent to the USART (protocol violation), the nRTS signal goes back to low level at the end of this new data.

Consequently, the sender gets the wrong information that the USART is ready to receive further data.

On USART side, an overrun is detected which indicates that some data has been lost.

### Workaround

The lost data should be resent to the USART.

## 2.13 Timers

These limitations apply only to TIM1, TIM2, TIM3, TIM4, TIM5 and TIM8.

### 2.13.1 Missing capture flag

#### Description

In capture mode, when a capture occurs while the CCRx register is being read, the capture flag (CCxIF) may be cleared without the overcapture flag (CCxOF) being set. The new data are actually captured in the capture register.

#### Workaround

An external interrupt can be enabled on the capture I/O just before reading the capture register (in the capture interrupt), and disabled just after reading the captured data. A missed capture will be detected by the EXTI peripheral.

### 2.13.2 Overcapture detected too early

#### Description

In capture mode, the overcapture flag (CCxOF) can be set even though no data have been lost.

#### Conditions

If a capture occurs while the capture register is being read, an overcapture is detected even though the previously captured data are correctly read and the new data are correctly stored into the capture register.

The system is at the limit of an overcapture but no data are lost.

#### Workaround

None.

### 2.13.3 General-purpose timer: regulation for 100% PWM

#### Description

When the OCREF\_CLR functionality is activated, the OCxREF signal becomes de-asserted (and consequently OCx is deasserted / OCxN is asserted) when a high level is applied on the OCREF\_CLR signal. The PWM then restarts (output re-enabled) at the next counter overflow.

But if the PWM is configured at 100% (CCxR > ARR), then it does not restart and OCxREF remains de-asserted.

#### Workaround

None.

### 2.14 LSI clock stabilization time

#### Description

When the LSIRDY flag is set, the clock may still be out of the specified frequency range ( $f_{LSI}$  parameter, see LSI oscillator characteristics in the product datasheet).

#### Workaround

To have a fully stabilized clock in the specified range, a software temporization of 100  $\mu$ s should be added.

### 2.15 FSMC limitations

#### 2.15.1 Dummy read cycles inserted when reading synchronous memories

##### Description

When performing a burst read access to a synchronous memory, some dummy read accesses are performed at the end of the burst cycle whatever the type of AHB burst access. However, the extra data values which are read are not used by the FSMC and there is no functional failure. The number of dummy reads corresponds to the AHB data size.

Example: if AHB data size = 32bit and MEMSIZE= 16bit, two extra 16-bit reads will be performed.

##### Workaround

None.

#### 2.15.2 1 dummy clock cycle inserted when writing to synchronous memories when CLKDIV=1

##### Description

When performing a write access to a synchronous memory and CLKDIV=1 (in FSMC\_BTRx register), one dummy clock cycle is generated after nWE is de-asserted whatever the type



of write burst access. However, there is no dummy write to the memory since the extra clock is generated while nWE is de-asserted.


**Workaround**

None.

## Appendix A Revision code on device marking

Figure 1, Figure 2, Figure 3, Figure 3, Figure 5 and Figure 6 show the marking compositions for the LFBGA144, LFBGA100, WLCSP64, LQFP144, LQFP100 and LQFP64 packages, respectively. The only fields shown are the Additional field containing the revision code and the Year and Week fields making up the date code.

Figure 1. LFBGA144 top package view



ai14999b

Figure 2. LFBGA100 top package view




Figure 3. WLCSP64 top package view




Figure 4. LQFP144 top package view






Figure 5. LQFP100 top package view



ai14998b

Figure 6. LQFP64 top package view



## Revision history

**Table 5. Document revision history**

Date	Revision	Changes
14-May-2010	1	Initial release.
18-Jun-2010	2	Added <a href="#">Section 2.4: Debugging Stop mode and system tick timer</a> Added <a href="#">Section 2.5: Debugging Stop mode with WFE entry</a> Added <a href="#">Section 2.12: USART peripheral</a>
07-Feb-2011	3	Updated workarounds in <a href="#">Section 2.9.1: Some software events must be managed before the current byte is being transferred</a> and <a href="#">Section 2.9.2: Wrong data read into data register</a> Added <a href="#">Section 2.11: I2S peripheral</a> Added <a href="#">Section 2.12.6: nRTS signal abnormally driven low after a protocol violation</a>



**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)